summaryrefslogtreecommitdiff
path: root/PiCl/PiCl_master.sch
diff options
context:
space:
mode:
authorDennis Brentjes <d.brentjes@gmail.com>2020-03-25 18:17:55 +0100
committerDennis Brentjes <d.brentjes@gmail.com>2020-03-25 20:22:22 +0100
commit456fe72cc5b026f9168af91767af6932f6e70866 (patch)
tree5dd6ab60ba2ca3a6f29ea7e2a85d2e801d946841 /PiCl/PiCl_master.sch
parenteade5c17f6c84b37f1b622483ba5bfdfb0388133 (diff)
downloadPiCl-456fe72cc5b026f9168af91767af6932f6e70866.tar.gz
PiCl-456fe72cc5b026f9168af91767af6932f6e70866.tar.bz2
PiCl-456fe72cc5b026f9168af91767af6932f6e70866.zip
Finished up V2 of the PCB.
Diffstat (limited to 'PiCl/PiCl_master.sch')
-rw-r--r--PiCl/PiCl_master.sch7
1 files changed, 1 insertions, 6 deletions
diff --git a/PiCl/PiCl_master.sch b/PiCl/PiCl_master.sch
index 3df7723..1a920e3 100644
--- a/PiCl/PiCl_master.sch
+++ b/PiCl/PiCl_master.sch
@@ -270,12 +270,6 @@ Wire Wire Line
Connection ~ 7550 6150
Wire Wire Line
7550 6150 7550 6250
-Wire Wire Line
- 8150 4550 7600 4550
-Wire Wire Line
- 7600 4550 7600 5750
-Wire Wire Line
- 7600 5750 7650 5750
Text GLabel 8750 3350 2 50 Output ~ 0
SCL
Text GLabel 8750 3450 2 50 Output ~ 0
@@ -288,4 +282,5 @@ Text GLabel 7550 4950 0 50 Input ~ 0
SCL
Text GLabel 7550 5050 0 50 Input ~ 0
SDA
+NoConn ~ 7650 5750
$EndSCHEMATC